

**This Page Is Inserted by IFW Operations
and is not a part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- **BLACK BORDERS**
- **TEXT CUT OFF AT TOP, BOTTOM OR SIDES**
- **FADED TEXT**
- **ILLEGIBLE TEXT**
- **SKEWED/SLANTED IMAGES**
- **COLORED PHOTOS**
- **BLACK OR VERY BLACK AND WHITE DARK PHOTOS**
- **GRAY SCALE DOCUMENTS**

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ³ : G06F 13/00	A1	(11) International Publication Number: WO 84/ 00835 (43) International Publication Date: 1 March 1984 (01.03.84)
(21) International Application Number: PCT/US83/00190 (22) International Filing Date: 15 February 1983 (15.02.83) (31) Priority Application Number: 407,877 (32) Priority Date: 13 August 1982 (13.08.82) (33) Priority Country: US (71) Applicant: WESTERN ELECTRIC COMPANY, INC. [US/US]: 222 Broadway, New York, NY 10038 (US). (72) Inventor: FRASER, Alexandre, Gibson : 62 Carriage House Road, Bernardsville, NJ 07924 (US). (74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 08540 (US).	(81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP, NL (European patent), SE (European patent). Published With international search report. With amended claims.	

(54) Title: FIRST-IN, FIRST-OUT (FIFO) MEMORY CONFIGURATION FOR QUEUE STORAGE



(57) Abstract

A first-in, first-out queue has a random access memory (RAM) for storing a plurality of information words, serialtim. A controller is used to insure that only after a complete message, comprising the information words, has been received will a word of that message be read out. Three pointers are used to effect this result. A read pointer addresses the location in the RAM from where a word may be read. A write pointer addresses the location in the RAM where a word may be entered. A third pointer addresses the location in the RAM where the last word of a complete message is stored.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	LI	Liechtenstein
AU	Australia	LK	Sri Lanka
BE	Belgium	LU	Luxembourg
BR	Brazil	MC	Monaco
CF	Central African Republic	MG	Madagascar
CG	Congo	MR	Mauritania
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America
KP	Democratic People's Republic of Korea		

- 1 -

FIRST-IN, FIRST-OUT (FIFO) MEMORY
CONFIGURATION FOR QUEUE STORAGE

Technical Field

This invention relates to digital communications systems and, in particular, to FIFO memories enabling multiword messages to be written therein one word at a time and to be read out therefrom as complete messages.

Background of the Invention

In telecommunications transmission systems, there arises sometimes a need to store information from a transmitter because the receiver is busy. The information, however, must be recovered from storage in the same order in which transmitted. This process is known as first-in, first-out (FIFO).

In U. S. Patent No. 3,979,733 granted September 7, 1976 to Mr. A. G. Fraser, there was disclosed a FIFO queue. A read register, in the aforesaid Fraser patent, has recorded therein the address of the next memory cell to be read. Likewise, a write register has recorded therein the address of the next memory cell available for storing data. A comparison of the read and write registers indicates whether the memory cells are all full, all empty or partially empty.

It is frequently desired to use a FIFO queue as a communication path between a data producing process and a separate data consuming process. These processes are typically independent of one another and may not even be controlled from a common clock source. That is, the two processes may be asynchronous with respect to one another. The path carries messages from the data producing process to the data consuming process and it is frequently required to guarantee that the consuming process obtain only complete messages.

SUBSTITUTE SHEET



- 2 -

A problem arises if the data producing process has to abandon a message after inserting some of it into the FIFO queue. In that case, the consuming process may already have started the message. This situation arises, for example, when the data producing process is a transmission line with error detection equipment and the consuming process is a computer. If an error is detected partially through an arriving message, it is usually desired that the message be discarded and not processed by the computer.

In the aforesaid Fraser patent, however, there is no way of knowing when a complete message has been received. In the absence of such knowledge it is common practice to use two memories. The first memory is used to assemble one complete message at a time. The second memory is used to operate as a FIFO system in which the unit of storage is a message. Such an arrangement usually requires high speed processing circuitry which then becomes a bottleneck limiting throughput. Further, because two memories are used, circuitry is necessarily duplicated.

Summary of the Invention

In accordance with the illustrative embodiment of the present invention there is disclosed a first-in, first-out memory system comprising a controller for storing, seriatim, a plurality of information words in a memory device. Only when a complete message has been stored will the controller allow the aforesaid information words to be read-out in the first-in, first-out sequence.

More particularly, the storage device is a random access memory (RAM) with a capacity for storing N information words, where N is an integer. Such a memory is known as a cyclic memory. The controller comprises three pointer registers: W, R, and L. The W and R pointer registers hold addresses of the RAM locations previously accessed. The L pointer register holds the address of the RAM location where a complete message ends.

SUBSTITUTE SHEET



- 3 -

When an information word is to be entered in the RAM for storage, the W pointer register is incremented to W+1 modulo N and the address W+1 is compared with the address in the R pointer register. If the values of the two addresses are not equal, the information word is entered in the storage location in the RAM whose address is W+1. Thereafter, the address in the W pointer register is changed inside the controller to W+1.

When an information word is to be read from the RAM, the address in the R pointer register is compared with the address in the L pointer register. If the values of the two addresses are not equal, the address in the R pointer register is incremented by one to R+1 modulo N. The information word, addressed by the R pointer, namely, the location in the RAM addressed by R+1, is read from the RAM. Thereafter, the address in the R pointer register inside the controller is updated to indicate the new address R+1.

When a complete message has been entered in the RAM, the address of the location where the message ends is entered in the L pointer register. That is, the address in the W pointer register is copied into the L pointer register, thereby effectively moving the L pointer to address the location in the RAM where the complete message ends.

When an error in transmission is detected during the entry of information words in the memory and part way through a message, the previously entered partial message must be discarded. This result is achieved by copying the address in the L pointer register into the W pointer register.

An advantage of the present invention is the use of a single random access memory for the first-in, first-out queue and a single control circuit to implement the necessary queue management. Furthermore, very high speed components are not required and there no longer arises a processing bottleneck. Additionally, because only

SUBSTITUTE SHEET



- 4 -

complete messages are read-out, synchronization problems are avoided.

Brief Description of the Drawings

FIG. 1 shows a block diagram of a first-in, first-out queue for storing information words and for reading out the words only when a complete message has been stored;

FIG. 2 shows a block diagram of a message received by the first-in, first-out queue; and

FIG. 3 shows a diagram illustrating the use of the memory in FIG. 1.

Detailed Description

Referring to FIG. 1, there is shown a random access memory (RAM) 12 for storing information received over a transmission line 11. The information may be transmitted as a message comprising a plurality of information words. One such message is shown in FIG. 2. The format of a message may vary depending on the particular use. The message in FIG. 2 comprises a header 32, data 34, and end of message flag 36. The information words are stored in RAM 12, in FIG. 1, in the order in which they are received over line 11. After all the information words in a complete message have been entered in RAM 12, they are available for retrieval by a utilization means 14, such as a digital computer, a switching machine, and the like. When the message is retrieved from RAM 12, the first information word to be entered therein is read out first. That is, a first-in, first-out queue is realized using a random access memory, RAM 12.

As messages of data arrive, they are entered simultaneously into error detector 16 and buffer 18. If there exists no error resulting from transmission, lead 17 is enabled. Simultaneously, enabling input control and logic circuit 20 receives information about the beginning and end of messages from buffer 18 to be described hereinbelow.

SUBSTITUTE SHEET



- 5 -

The use of RAM 12 may be explained by referring to FIG. 3. RAM 12 may be thought of as a circular storage device where information words, comprising a variable number of bits may be stored. Thus, if the number of information words that may be stored in RAM 12 is denoted by N, the information words are entered sequentially in locations 0,1,2 ... N-1. After the location with address N-1 has been filled, the next location to be filled will have address 0. That is, successive locations can be addressed using modulo N arithmetic.

A pointer R addresses the location of the last word that was read from RAM 12. When a word is to be read out from RAM 12, pointer R is incremented by 1 modulo N and the contents of that word at location R+1 is read.

Likewise, a pointer W addresses the location where a word of information was last entered. Thus, when a word of information is to be entered into RAM 12, pointer W is incremented by 1 and the word is entered in the location whose address is W+1 modulo N.

The locations between R+1 modulo N and W represent the words of information available to be read from RAM 12. According to the present invention, messages comprising a plurality of words of information are entered in RAM 12 when received but will not be available for being read from RAM 12 until all information in a message is entered therein. This is achieved by the use of a third pointer L.

When a complete message is received, the end of message flag 36, FIG. 2, carrying a special code is interpreted in the input control circuit 20, FIG. 1. This condition is transmitted over bus 21 to a programmable logic array (PLA) or a read only memory (ROM) 22. Referring to FIG. 3 again, when a complete message is received, the contents of pointer W is copied into pointer L. That is, pointer L addresses the location of the last information word in the complete message.

SUBSTITUTE SHEET



- 6 -

Before a word is read from RAM 12, pointers R and L are compared. If they point to the same location, the queue does not have a complete message, and a word cannot be read from RAM 12. If pointers R and L address
5 different locations, pointer R is incremented by 1 and the contents of location $R+1$ modulo N is read from RAM 12.

Because the memory is circular and is a random access memory, it is necessary to prevent destruction of valid data by insuring that pointer W will not be advanced
10 beyond pointer R. According to the present invention, pointer W is maintained so that when incremented by 1, $W+1$ modulo N will never be equal to pointer R. That is, there is provided a cushion of one word location.

Referring again to FIG. 1, there is shown a
15 pointer memory 40 which holds three addresses: pointers W, L, and R. In the illustrative embodiment, each pointer is twelve bits long. Pointer register 42 is large enough to hold a single pointer. Adder 44 is designed to add either zero or one modulo N to its input value, namely, an
20 address indicated by pointer W, L or R. RAM 12 has one word location for every information word from buffer 18. Further RAM 12 has as many locations as can be addressed by a single pointer. Thus, in the illustrative
embodiment, because each pointer has twelve bits, each
25 pointer can address 4,096 words (2^{12}) in RAM 12, that is, $N = 4,096$, in this illustration. Register 10 is wide enough to store a single word of information read from RAM 12. Comparator 46 compares the values of two
addresses and produces an output. If the two addresses
30 are equal, the output from comparator 46 is one, otherwise, the output therefrom is zero. Flip-flop 48 stores the output from comparator 46 and that output is made available over lead 49 to ROM 22.

The pointers W, R and L, as stated hereinbefore,
35 address locations in RAM 12 so that information may be written therein or read therefrom. Pointers W and R move

SUBSTITUTE SHEET



- 7 -

cyclicly through RAM 12, one location at a time. As stated hereinbefore, RAM 12 may be conceptualized as a circular buffer having three pointers, W, R and L.

Pointer memory 40 is addressed by leads 25. The address, comprising two bits, indicates the pointer W, R, or L. Depending on the pointer location addressed, a pointer appears at the Q port and on bus 41. When a pointer, which appears on bus 51, is to be entered in pointer memory 40, the location is indicated by address leads 25 and the control lead 27 is enabled. The pointer on bus 41 appears at the D port of pointer register 42 and at the D₁ port of comparator 46.

The pointer on bus 41 at the D port is copied into pointer register 42 by enabling the control lead 29. The contents of pointer register 42 is always present at its Q port and on bus 43.

As stated hereinabove, adder 44 adds either zero or one modulo N to its input. The pointer, from pointer register 42, appears at the D port of adder 44 and the quantity, either a zero or a one, appearing on the input lead 31, are added. The resulting sum, pointer +0 (or 1) modulo N, appears at the output port Q and on bus 45. Bus 45 branches into three separate buses: 51, to the D port of pointer memory 40; 53, to the address port A of the RAM 12; and 55, to the D₂ port of comparator 46.

Words which are to be entered in RAM 12 appear at the D port thereof. The pointer indicating the address of the memory cell into which the word is to be entered appears at the A port thereof. When the control lead 33 is enabled, the word at the D port is entered into the memory cell of RAM 12 addressed by the pointer on bus 53.

Words which are to be read from RAM 12 are addressed by the pointer on bus 53 again through the A port. Thereafter, the words appear at the Q port of

SUBSTITUTE SHEET



- 8 -

RAM 12 and via bus 15 at the D port of register 10. When control lead 35 is enabled, the word which was read from RAM 12 is entered into register 10 and appears at the Q port thereof and on bus 13.

5 The input values at the D_1 and D_2 ports of comparator 46 are compared. If the input values are equal, the output is one; otherwise, the output is zero. The output from comparator 46 is transmitted via bus 47 to the D port of flip-flop 48. When control lead 37 is
10 enabled, the output from comparator 46 is entered in flip-flop 48. The value of flip-flop 48 is continuously present on lead 49 to the ROM 22.

ROM 22 and control register 24 together form a control circuit 26. When utilization means 14 is ready to
15 receive a message, a signal is transmitted over bus 61 to output control and logic circuit 60. Thereafter, output control circuit 60 issues a read command over lead 63 to the ROM 22. Depending on the status of the eight leads 21, 23, 49 and 63 at the input to ROM 22, an
20 instruction is read therefrom and is transferred to control register 24 simultaneously with a clock pulse on lead 65. The contents of register 24, namely the instructions from ROM 22, define the state of the device during the next clock period. Thus, the register 24 holds
25 the current values for the twelve leads 23, 25, 27, 29, 31, 33, 35 and 37. The leads 23 carry a number, comprising four bits, which is fed back as an input to PLA 22 in order that the following state may be generated. The next state as defined by the next instruction from
30 ROM 22 depends upon both the previous state identified by the number on leads 23 and the new inputs on control leads 21, 49 and 63.

Reading Information from the FIFO Queue

In response to a command from utilization
35 means 14, during a first clock period, control circuit 26 causes the address of the R pointer to be transmitted over leads 25 to the pointer memory 40. Simultaneously

SUBSTITUTE SHEET



- 9 -

therewith, control lead 29 is enabled thereby causing the aforesaid R pointer to be entered in pointer register 42.

In a second clock period, the lead 31 carries the value zero so that the R pointer is passed intact through

5 adder 44 and appears at the D_2 port of comparator 46.

During the same second clock period, leads 25 carry the address of the L pointer to pointer register 40 and the

L pointer appears at the D_1 port of comparator 46. The output from comparator 46 is entered in flip-flop 48 by

10 enabling lead 37. If the queue is empty or does not have a complete message, pointers L and R are equal and the value on lead 49 is one. If the queue, however, has either a partially read message or at least one complete message, the value on lead 49 is zero.

15 During the third clock period, the value on lead 31 is a one and the adder 44 is allowed to settle down. The value of the output, $R+1$, from adder 44 appears on bus 53 and points to the word to be read from RAM 12.

20 During the fourth clock period, if the value on lead 49 was zero during the second clock period, the lead 35 is enabled and a word, which was read from RAM 12 during the third clock period, is entered into register 10. The word is continuously available at the Q port of register 10 and on bus 13. Lead 35 also carries
25 an input signal to the output control logic circuit 60 where it signifies when one word has been read.

During the aforesaid third clock period the incremented R pointer, namely $R+1$, appears on bus 51 at the D port of pointer memory 40. During the fourth clock
30 period, leads 25 carry the address of the R pointer and lead 27 is enabled, thereby causing the incremented R pointer, $R+1$, on bus 51 to be entered as the new R pointer in pointer memory 40.

Writing Information into the FIFO Queue

35 In response to a word being received on line 11, input control circuit 20 transmits this status over leads 21 to control circuit 26. Thereafter, during the

SUBSTITUTE SHEET



- 10 -

first clock period, leads 25 carry the address of the W pointer in pointer memory 40 and the W pointer thus addressed is entered in pointer register 42 by enabling lead 29. During the second clock period, the lead 31 carries the value one so that the output from adder 44 is W+1 which appears at the D₂ port of comparator 46. Simultaneously, the leads 25 carry the address of the R pointer in pointer memory 40 and the R pointer thus addressed appears at the D₁ port of comparator 46.

10 During the third clock period, the value of the signal on the lead 31 remains at one and the output from comparator 46 is entered in flip-flop 48 by enabling lead 37. If the output from comparator 46, namely, the contents of flip-flop 48, is zero, it means the R pointer and W+1 are not equal and the word at the D port of RAM 12 may be entered therein.

Thus, during the fourth clock period, if the R pointer and W+1 are not equal, the word at the D port of RAM 12 is entered in the location addressed by W+1 at the A port thereof by enabling lead 33. Lead 33 also carries an input signal to the input control circuit 20 and signifies when a word from buffer 18 has been entered in RAM 12.

During the same fourth clock period, leads 25 carry the address of the W pointer in pointer memory 40 and lead 27 is enabled so that the incremented value, W+1, of the W pointer on bus 51 may be entered in the pointer memory 40.

Signalling the Entry of a Complete Message

30 When a complete message has been received, as indicated by the end of message flag 36, of FIG. 2, leads 21, in FIG. 1, carry this status to the control circuit 26. In response thereto, the L pointer is updated. This updating requires two clock periods.

35 During the first clock period, leads 25 carry the address of the W pointer in pointer memory 40. The lead 29 is enabled and the W pointer is copied into the

SUBSTITUTE SHEET



- 11 -

pointer register 42. During the second clock period lead 31 carries the value zero. Thus, the W pointer appears on bus 51. The leads 25 carry the address of the L pointer in pointer memory 40. Lead 27 is enabled
5 thereby copying the value of the W pointer on bus 51 into the L pointer.

Resetting the FIFO Queue

The FIFO queue is reset, or initialized, to render the queue empty by copying the value of the
10 R pointer into the L and W pointer locations in pointer memory 40. This process requires three clock periods.

During the first clock period, the leads 25 carry the address of the R pointer in pointer memory 40 and the R pointer is entered in pointer register 42 by
15 enabling lead 29.

During the second clock period, the value on lead 31 is zero so that the R pointer appears on bus 51. The leads 25 carry the address of the L pointer and by enabling lead 27 the value of the R pointer is copied into
20 the L pointer location in pointer memory 40.

Likewise, during the third clock period, the value on lead 31 remains at zero so that the R pointer continues to appear on bus 51. The leads 25 carry the address of the W pointer and by enabling lead 27 the value
25 of the R pointer is copied into the W pointer location.

Contention Resolution

If both write command leads 21 and read command lead 63 are simultaneously enabled, the control circuit 26 gives priority to the write command leads 21, even if the
30 FIFO queue is full and the operation cannot be completed. The next operation should be the read command on lead 63.

Input Control Process

As stated hereinabove, when an information word is received it is placed in buffer 18 and in error
35 detector 16. With the complete entry of each word in buffer 18, input control circuit 20 transmits a command over leads 21 to ROM 22 thereby causing the information

SUBSTITUTE SHEET



- 12 -

word in buffer 18 to be transferred therefrom and entered into RAM 12.

As stated hereinabove, after each information word is entered in error detector 16, the presence or
5 absence of a transmission error is detected therein. If no transmission error had been detected, lead 17 is enabled. Meanwhile, each word entered in buffer 18 is compared with an end of message flag. When an end of message is detected, that condition is transmitted over
10 bus 19 to input control circuit 20.

When lead 17 is enabled and an end of message signal is received over bus 19 from buffer 18, the input control circuit 20 transmits a command over leads 21 to ROM 22. In response thereto, the address in the W pointer
15 is copied into the L pointer, thereby signifying the entry of a complete message in RAM 12. Thereafter, this message may be read from RAM 12.

Should an error in transmission be detected in error detector 16, however, lead 17 will not be enabled.
20 In the absence of a signal on lead 17, a different command is transmitted from input control circuit 20 over leads 21 to ROM 22. In response thereto, the address in the L pointer is copied into the W pointer, thereby returning the W pointer to an initial position. As a result, no
25 erroneous information words are retained in RAM 12.

SUBSTITUTE SHEET



Claims

1. A first-in, first-out memory system comprising
- 5 means for storing a message comprising a plurality of information words, and means for controlling
- 1) the entry of said information words in said storage means, and
- 2) the reading of said information words from
- 10 said storage means in the same order in which said information words were entered therein, only after all said information words of said message have been stored.
2. The first-in, first-out memory system according to claim 1 wherein said memory is a random access
- 15 memory.
3. The first-in, first-out memory system according to claim 1 wherein said means for controlling the entry of said information words comprises a first pointer for addressing the location in said storage means where
- 20 said information word is to be stored.
4. The first-in, first-out memory system according to claim 1 wherein said means for controlling the reading of said information words comprises a second pointer for addressing the location in said storage means
- 25 from where said information word is to be read.
5. The first-in, first-out memory system according to claim 4 wherein said means for controlling the entry of said information words and the reading of said information words further comprises a third pointer for
- 30 addressing the location in said storage means where the last of said information words in said complete message is stored.
6. The first-in, first-out memory system according to claim 5 further comprising
- 35 means for discarding said message or a part thereof before one of said information words is read.



- 14 -

7. A first-in, first-out queue comprising
a random access memory for storing information
words, and

a controller for permitting the read-out of
5 said words after a complete message comprising a plurality
of said words has been stored in said random access memory,
and said controller comprises a programmable logic array
(PLA) or read only memory (ROM) and a register.

8. The first-in, first-out queue according to
10 claim 7 wherein said controller further comprises a pointer
memory for storing three pointers.

9. The first-in, first-out queue according to
claim 9 wherein said controller further comprises
a pointer register for storing any one of said
15 pointer,

an adder for either adding to said pointer
from said pointer register the number one, thereby
incrementing the value of said pointer from said pointer
register, or adding to said pointer from said pointer
20 register the number zero,

a comparator having two input signals thereto,
a first input signal being the value of said pointer read
from said pointer memory and a second input signal being an
output signal from said adder, and
25 means for storing the resulting output signal
from said comparator.

10. A first-in, first-out memory system for
multiword messages comprising

an addressable cyclic memory
30 a W pointer register for writing words into
said memory at the address of the W pointer,
an R pointer register for reading words from
said memory at the address of the R pointer,
an L pointer register for identifying the last
35 word of a multiword message,

means for incrementing the W pointer register,
and comparing the W pointer register to the R pointer



- 15 -

register before storing a new message word and only if the incremented W pointer and the R pointer are not the same,

means for comparing the contents of the R pointer register with the contents of the L pointer

5 register, and incrementing the R pointer register and reading the memory word addressed by the R pointer register only if the R and L pointers are not the same,

means responsive to an end of message signal for copying the contents of the W pointer register into the

10 L pointer register, and

means responsive to an error in a new memory word for copying the contents of the L pointer register into the W pointer register.



AMENDED CLAIMS

(received by the International Bureau on 31 August 1983 (31.08.83))

1. (Original claims 1 thru 5 amended) A first-in, first-out memory system comprising means for storing a message comprising a plurality of information words, and means for controlling the entry of the information words in the storage means, and the reading of the information words from the storage means in the same order in which the information words were entered, only after all the information words of the message have been stored, the means for controlling the entry of the information words comprises a first pointer for addressing the location in the storage means where the information word is to be stored, and the means for controlling the reading of the information words comprises a second pointer for addressing the location in the storage means from where the information word is to be read,

CHARACTERIZED IN THAT

- ~~the means for controlling the entry of the~~ information words and the reading of the information words further comprises a third pointer for addressing the location in the storage means where the last of the information words in the complete message is stored.

2. (Original claim 6 amended) First-in, first-out memory system according to claim 1,

CHARACTERIZED BY

- means for discarding the message or a part thereof before one of the information words is read.

3. (Original claims 7 & 8 amended) First-in, first-out queue comprising

- a random access memory for storing information words, and

- a controller for permitting the read-out of the words after a complete message comprising a plurality



of the words has been stored in the random access memory, and the controller comprises a programmable logic array (PLA) or read only memory (ROM) and a register.

CHARACTERIZED IN THAT

5 the controller further comprises a pointer memory for storing three pointers.

4. (Original claim 10 amended) First-in, first-out memory system for multiword messages comprising an addressable memory

10 a W pointer register for writing words into the memory at the address of the W pointer,

an R pointer register for reading words from the memory at the address of the R pointer, means for incrementing the W pointer register, and comparing the W
15 pointer register to the R pointer register,

CHARACTERIZED BY

the addressable memory being cyclic, means for storing a new message word and only if the incremented W pointer and the R pointer are not the same,

20 an L pointer register for identifying the last word of a multiword message,


means for comparing the contents of the R pointer register with the contents of the L pointer register and incrementing the R pointer register and
25 reading the memory word addressed by the R pointer register only if the R and L pointers are not the same,

means responsive to an end of message signal for copying the contents of the W pointer register into the L pointer register, and

30 means responsive to an error in a new memory word for copying the contents of the L pointer register into the W pointer register.



1/2




2/2

FIG. 2



FIG. 3



INTERNATIONAL SEARCH REPORT

International Application No PCT/US 83/00190

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) *		
According to International Patent Classification (IPC) or to both National Classification and IPC IPC ³ : G 06 F 13/00		
II. FIELDS SEARCHED		
Minimum Documentation Searched *		
Classification System	Classification Symbols	
IPC ³	G 06 F 13/00; H 04 L 11/20	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched *		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴		
Category *	Citation of Document, ¹⁵ with Indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
X	IBM Technical Disclosure Bulletin, vol. 24, no. 3, published August 1981 (New York, US) Cary et al.: "Data buffer management", pages 1502-1503 --	1-7,9
Y	FR, A, 2260141 (HONEYWELL BULL) 29 August 1979 see figure 3; page 5, line 13 - page 13 --	1-5,7,9
Y	US, A, 3818461 (WARD et al.) 18 June 1974 see figures 2,3; column 8, line 6 - column 9, line 69 --	1-5,7,9
A	IBM Technical Disclosure Bulletin, vol. 20, no. 8, published January 1978 (New York, US) Chapman et al.: "Data management in a circular buffer", pages 3309-3310 --	1-4,7-10 ./.
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p>* Special categories of cited documents: ¹⁶</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p> </div> </div>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search *		Date of Mailing of this International Search Report *
15th June 1983		15 JUL 1983
International Searching Authority *		Signature of Authorized Officer ²⁰
EUROPEAN PATENT OFFICE		 G.L.M. Kruidenberg

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category	Citation of Document, ¹⁶ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
A	US, A, 3553651 (BIRD et al.) 5 January 1971 --	1-4,7,9
A	US, A, 2907004 (CHIEN et al.) 29 September 1959 --	1-4,7,9
A	US, A, 3633173 (EDGE) 4 January 1972 --	1
A	US, A, 3979733 (FRASER) 7 September 1976 (cited in the application) -----	1

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO.

PCT/US 83/00190 (SA 4859)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 11/07/83

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
FR-A- 2260141	29/08/75	None	
US-A- 3818461	18/06/74	US-A- 3748652	24/07/73
		DE-A, B, C 2317687	25/10/73
		GB-A- 1418986	24/12/75
		CA-A- 978656	25/11/75
		JP-A- 49011035	31/01/74
US-A- 3553691	05/01/71	None	
US-A- 2907004		None	
US-A- 3633173	04/01/72	DE-A- 2111153	07/10/71
US-A- 3979733	07/09/76	BE-A- 841524	01/09/76
		NL-A- 7604729	11/11/76
		FR-A, B 2310595	03/12/76
		DE-A, B, C 2620220	18/11/76
		GB-A- 1497002	05/01/78
		AU-A- 1366176	10/11/77
		CA-A- 1056065	05/06/79
		JP-A- 51138103	29/11/76
		SE-C- 420256	14/01/82
		SE-A- 7605192	10/11/76

For more details about this annex :
see Official Journal of the European Patent Office, No. 12/82